RESEARCH ARTICLE

OPEN ACCESS

A Reduced Devices for 9-level Multi-level inverter with different Modulation techniques using Reversing Voltage Topology

*, Ravi Yadav, **, Praveen Bansal

*, Department of Electrical Engineering Madhav Institute of Technology & Science Gwalior, India kirarravi98@gmail.com **, Department of Electrical Engineering Madhav Institute of Technology & Science Gwalior, India pbansal444@gmail.com

ABSTRACT

Use of multilevel inverters has become popular in recent years for high-power high-voltage applications and their performance is better to that of conventional two-level inverters due to higher number of dc voltage sources, reduced harmonic distortion and lower EMI. Various topologies and modulation strategies have been investigated for utility and drive applications in this paper. This paper proposed a new multi-level inverter topology is called Reversing Voltage with Phase opposition disposition PWM technique. A proposed carrier based pulse-width modulation strategy for multi-level inverter topology is used to produce nine-level output voltage in single-phase and it also requires less number of components as compared to other multi-level inverter topologies. However, multi-level inverter has some disadvantages such as increased number of components, complex pulse-width modulation controlling method, and voltage-balancing problem. Finally simulation result of a new multi-level inverter topology is presented with phase opposition disposition PWM technique in single-phase nine-level.

Keywords-Multi-level inverter, RV topology and PWM technique.

I. INTRODUCTION

In recent years multi-level inverters have been widely available for high-power high-voltage applications such as uninterruptible power supplies, flexible ac transmission systems, and HVDC. Where as conventional two-level inverter have some limitations in high-power high-voltage applications due to switching losses and power ratings [1-2]. Basically this power conversion is provided more than two voltage levels to achieve smoother and less distorted dc to ac power conversion. A desired output voltage waveform can be synthesized from the multiple voltage levels with less distortion, less switching frequency and higher efficiency. To obtain a quality output voltage waveform they require high switching frequency along with different pulse-width modulation strategies [3]. Advantages of multi-level inverter when compared with the conventional inverter; improves the output voltage waveform, reduced voltage stress on the load and also decreases electromagnetic interference problems, and it has some disadvantages such as complex PWM controlling method, voltage balancing problem and it requires higher number of semiconductor switches. Lower voltage rated switches can be used in multilevel inverter instead of higher number of semiconductor switches which minimizes cost of the semiconductor switches as compared to two level inverters [4].

An equivalent representation of one phase leg of inverters with different levels shown in figure 1, and power semiconductors is represented by an ideal switch with several positions [3].




Fig. 1 one phase leg of inverter (a) two level (b) three level (c) n-levels

International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 International Conference On Emerging Trends in Mechanical and Electrical Engineering (ICETMEE- 13th-14th March

2014)

In particular, multilevel inverters allow the operation at higher dc voltages using semiconductor switches connected in series and produce voltage waveforms with better harmonic profile than conventional two-level inverters [5]. There are three main topologies of multilevel inverters: neutral pointclamped, flying capacitors (capacitor clamped), and cascaded H-bridge. In 1981 Nabae introduced a three level diode clamped inverter schemes [6]. In neutralpoint-clamped inverter the dc-link is separate into number of smaller voltage levels using a bank of series connected bulk capacitors. The seriesconnected H-bridge topology of multilevel inverters has been used for induction motor drives and it requires separate DC supply for all three phases, which increases the power circuit complexity [7].

In this paper a new multilevel inverter topology is proposed is called Reversing Voltage (RV). The Reversing Voltage topology that was previously proposed [8] here is implemented in single-phase nine-level inverter with phase opposition disposition PWM. A Phase opposition disposition PWM scheme offers great advantages such as improved output voltage waveforms, lower EMI, and lower THD in comparison of other PWM switching schemes. Particularly at higher levels this topology requires less number of components as compared to two-level inverters [8].

II. PROPOSED TOPOLOGY

The block diagram of multi-level inverter using Reversing Voltage topology is shown in fig. 2.1. The principle idea is that, the left side circuit generates the required positive level is called positive level generator and the right side circuit is called full bridge converter which reverses the voltage direction when the voltage polarity requires to be changed for negative polarity (negative half cycle of the fundamental output voltage) [6].

This topology is a hybrid multilevel topology which separates the output voltage into two parts. One part is called level generation part and is responsible for level generating in positive polarity. The other part is called polarity generation part and is responsible for generating the polarity of the output voltage. The level generation part requires high-frequency switches to generate the required levels while polarity generation part requires low-frequency switches which is the low-frequency part operating at line frequency [7]. This topology combines the two parts (high frequency and low frequency) to generate the multilevel voltage output. The positive levels are generated by the high-frequency part (level generation), and then, this part is fed to a full-bridge inverter (polarity generation), which will generate the required polarity for the output. It requires ten switches and three isolated dc sources.




Figure 2.1. Single-phase nine-level inverter for R-L load.


The proposed topology is a symmetrical topology since all the values of all voltage sources are equal and it does not face voltage-balancing problems due to fixed dc voltage values. It is easily extends to higher voltage levels by duplicating the middle stage as shown in Fig. 3 [9].

The primary objective of this paper is to minimize the total harmonic distortion of 9-level inverter with phase opposition disposition PWM scheme as compared to other PWM schemes. It also minimizes power semiconductor switches than conventional multilevel inverter. For a single-phase 9-level multi-level inverter model, there are 16 switches are needed, whereas the proposed model uses only 12 switches. The operation of the proposed topology has been discussed in detail and has been verified with the help of Matlab/ simulations [10].

III. MODES AND ITS OPERATION

The operation of this topology can be easily understood by mode of operation of single-phase nine-level inverter shown in fig. 2.2. There are nine sufficient switching modes in generating the multistep level for a nine-level inverter.

International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 International Conference On Emerging Trends in Mechanical and Electrical Engineering (ICETMEE- 13th-14th March 2014)



The output voltage will be zero (i.e., level 0) When switches S2, S3, S4 and S5 are turned "on" shown in fig. (a).




Fig. (b) When switches S2, S4, S5 and S7 are turned "on" the output voltage will be "Vdc" (i.e., level 1) shown in fig. (b).





Fig. (c)

When switches $\overline{S2}$, S5, S7 and S8 are turned "on" the output voltage will be "2Vdc" (i.e., level 2) shown in fig. (c).



LEVEL	SWITCH STATES									OUTPUT			
	<i>S1</i>	<i>S2</i>	<i>S3</i>	<i>S4</i>	S	S	<i>S</i> 7	<i>S</i> 8	<i>S9</i>	S10	S11	<i>S12</i>	VOLTAG E
					5	6							E
4	~					✓				✓	✓		4Vdc
3		✓				~	✓			✓	✓		3Vdc
2		~			~		✓	✓		~	✓		2Vdc
1		✓		✓	✓		✓			✓	✓		Vdc
0		~	✓	~	✓				~	✓	✓	✓	0
-1		~		~	~		✓		~			✓	-Vdc
-2		✓			✓		✓	\checkmark	✓			✓	-2Vdc
-3		✓				✓	✓		✓			✓	-3Vdc
-4	~					~			~			~	- 4Vdc

TABLE-I Switching scheme for 9-level inverter

When S2, S6 and S7 switches are turned "on" the output voltage will be "3Vdc" (i.e., level 3) shown in fig. (d).




Figure 2.2: fig (a), fig (b), fig (c), fig (d), fig (e) are Switching combinations of multi-level inverter topology for different level.

When switches S1 and S6 are turned on the output voltage will be "4Vdc" (i.e., level 4).

Switches S9, S10, S11 and S12 are used to reverse the voltage direction when polarity requires to be changed. When switches S10 and S11 are turned "on" together positive half cycle will be generated and when S9 and S12 are turned "on" together negative half cycle will be generated across the load. The voltage blocking capacity of each switch is Vdc [2]. Each voltage source "Vdc" is required 100V. According to the table, there are nine switching combinations to control the multi-level inverter and it shows the great redundancy of the switching devices. Operation of the single-phase nine-level inverter with reversing voltage topology can be easily explained with the help of fig. 2.2 and Table I

IV. MODULATION TECHNIQUES

There are different pulse width modulation strategies with different phase relationships.

- Phase disposition pulse width modulation (PD PWM):- In phase disposition pulse width modulation strategy, where all carrier waveforms are in same phase.
- Phase opposition disposition pulse width modulation (POD PWM):- In phase opposition disposition pulse width modulation strategy, where all carrier waveforms above zero reference are in phase and below zero reference are 180^o out of phase.

• Alternate phase opposition disposition pulse width modulation (APOD PWM):- In alternate phase opposition disposition PWM scheme where every carrier waveform is in out of




Figure 3.1: POD PWM Scheme and nine-level output voltage.

In Fig. 3.1 for N-level inverters there are N-1 triangle carriers are used and which is compared by the sinusoidal waveform. Whenever sinusoidal waveform is greater than carriers then gating signals are generate.

V. SIMULATION RESULTS:

In this section a simulation model of Reversing Voltage topology for a single-phase ninelevel inverter is implemented. The simulation parameters are as following R = 20 ohms, L = 10mH, dc source voltage is 400V; Frequency of carrier signal is 2 kHz. In this topology, phase opposition disposition PWM scheme is used. Table II shows THD for different PWM switching schemes with different modulation index.

TABLE-II PERCENTAGE THD FOR DIFFERENT PWM STRATEGIES.

Modulation	PD	POD	APOD
Index	PWM	PWM	PWM
	%	% THD	% THD
	THD		
1.1	12.45	11.73	13.19
1	14.20	13.70	14.43
0.9	16.94	16.84	16.94

International Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 International Conference On Emerging Trends in Mechanical and Electrical Engineering (ICETMEE- 13th-14th March 2014)

2014)




Figure 4.1 POD PWM output voltage and harmonic spectrum (Modulation index 1.0)




Figure 4.2: POD PWM output voltage and harmonic spectrum (Modulation index 1.1)

The number of required components for single-phase nine- level inverter is shown in Table III.

TABLE-III Comparison between different multilevel inverter topologies

osed ⊦4 ⊦4
-4
-4
2
11/2
1)/2

ACKNOWLEDGEMENT

The author sincerely thanks to director of M.I.T.S Gwalior, India to carried out this research work.

CONCLUSION:

In this paper, a new multi-level inverter topology with phase opposition disposition pulse width modulation is proposed. Reversing Voltage topology with phase opposition disposition PWM technique is used to produce nine level output voltage in single-phase and minimize total harmonic distortion as compared to other PWM techniques. This multi-level inverter topology improves output voltage, reduces higher number of semiconductor switches and voltage stress on semiconductors switches and it also requires less number of components compared to two level inverter. One of the most advantages of the topology is that it requires high-switching-frequency less components. Simulation results show the performance of singlephase nine-level inverter with improved THD.

REFERENCES

- S. Daher, J. Schmid, and F. L. M. Antunes, "Multilevel inverter topologies for stand-alone PV systems," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2703–2712, Jul. 2008.
- [2] Hemant Joshi, P. N. Tekwani and Amar Hinduja Kolorrol "Multilevel Inverter For Induction Motor Drives Using RV Topology," IEEE Trans. Ind. 2010.
- [3] Jose Rodriguez, Jih-Sheng Lai and Fang Zheng Peng. "Multilevel Inverters: A survey of topologies, controls and applications." IEEE Trans. Ind.Electronics.vol-49 no.4 pp 724-738, Aug. 2002.
- [4] K. Jang-Hwan, S.-K. Sul, and P. N. Enjeti, "A carrier-based PWM method with optimal switching sequence for a multilevel four-leg voltage source inverter," *IEEE Trans. Ind.* Appl., vol. 44, no. 4, pp. 1239–1248, Jul./Aug. 2008.
- [5] G.Sambasiva Rao and K.Chandra Sekhar "A novel fivelevel spwm inverter system for dual-fed induction motor drive," IEEE Trans. Ind. ISBN no. 978-1-4673-2048-1112, pp 375-379 2012.
- [6] Nabe, I. Takahashi and H. Akagi. "A new neutral point clamped PWM inverter," IEEE Trans. Ind. Applicat. Vol. 1A-17, pp 518- 523, sep./oct. 1981.
- [7] M. D. Manjrekar and T. A. Lipo, "A hybrid multilevel invertertopology for drive applications," Proc. 13th IEEE Conf. on Appliedpower electronics (APEC), California, Feb 1998, pp. 523-529.
- [8] E.Najafi, A.H.M.Yatim and A.S. Samosir. "A new topology-reversing voltage (RV) for multi-level inverters." 2nd International conference on power and energy (PECon 08), pp 604-608, December 2008 Malaysia.
- [9] Ehsan Najafi, and Abdul Halim Mohamed Yatim, "Design and Implementation of a New Multilevel Inverter Topology," *IEEE* Transactions on industrial electronics, vol. 59, no. 11, November 2012.
- [10] P.Palanivel Power Electronics Laboratory, SRM University, Chennai, Tamilnadu, India. Copyright © JES 2010 on-line: journal.esrgroups.org/jes.